

## I. Listing of Claims

1. (Currently Amended) A method for the verification of digital circuits, wherein a digital circuit to be verified is compared with a reference description of the digital circuit, in order ~~through an equivalence test~~ to recognize errors in the digital circuit using an equivalence test,

the method comprising: wherein

(a) determining, for specific circuit structures described by the reference description of the digital circuit, for which different implementation alternatives are known, in each case an implementation alternative that has the greatest degree of structural equivalence with the digital circuit to be verified, ~~is determined~~, whereby the different implementation alternatives are simulated respectively in combination with the reference description and compared with a corresponding simulation of the digital circuit, in order to determine as the implementation alternative with the greatest degree of structural equivalence with the digital circuit, the implementation alternative, which in this case for several simulation patterns has the greatest equivalence of design points with the digital circuit,

(b) replacing in the reference description of the digital circuit, the description of the individual circuit structures ~~is replaced by~~ the implementation alternative determined for the respective circuit structure in step (a) with the greatest degree of structural equivalence in each case, and

(c) executing the equivalence test ~~is executed~~ by comparing the digital circuit with the reference description changed in accordance with step (b).

2. (Previously Presented) The method according to Claim 1, wherein the specific circuit structures, for which in step (a) the implementation alternative with the greatest degree of equivalence is determined in each case, are multiplier structures.

3. (Previously Presented) The method according to Claim 2, wherein the specific circuit structures, for which in step (a) the implementation

alternative with the greatest degree of equivalence is determined in each case, are multiplier structures for realizing integral multiplication functions.

4. (Previously Presented) The method according to claim 1, wherein the method is executed computer-aided.

5. (Previously Presented) The method according to claim 1, wherein the reference description is selected from a group comprising RTL-, VHDL- and Verilog-descriptions.

6. (Previously Presented) The method according to claim 1, wherein in step (c) the equivalence test is executed by comparing an existing implementation of the digital circuit with the reference description changed in step (b).

7. (Previously Presented) The method according to claim 1, wherein the pre-defined implementation alternatives for the specific circuit structures comprise varying architectures of the specific circuit structures aided by a synthesis device available for the design of the digital circuit.

8. (Cancelled)

9. (Previously Presented) The method according to Claim 1, wherein in step (a) for each circuit structure, the different implementation alternatives are simulated at the same time and compared with the simulation of the digital circuit.

10. (Previously Presented) The method according to Claim 9, wherein the different implementation alternatives for each circuit structure are simulated at the same time by inputs of the implementation alternatives being connected with one another and corresponding outputs of the implementation alternatives being led to a common output to maintain the circuit function of the individual implementation alternatives.

11. (Previously Presented) The method according to Claim 10, wherein the outputs of the different implementation alternatives are connected by a logic OR link to the common output.

12. (Currently Amended) The method according to Claim 1 ~~Claims~~ 8, wherein for each implementation alternative in step (a), the degree of equivalence with the simulation of the digital circuit is obtained by the number of values output for individual simulation patterns of the reference description with the respective implementation alternative, the alternative values identically output, which are identical to values output by the digital circuit for the corresponding simulation patterns, being determined for the simulation patterns for each implementation alternative and being used as degree of equivalence for the corresponding implementation alternative.

13. (Currently Amended) The method according to Claim 1, wherein ~~a method of equivalence class refinement is used for~~ determining the implementation alternatives with the greatest degree of structural equivalence carried out in step (a) is at least partially performed by a method of equivalence class refinement.

14. (Previously Presented) A device for the verification of digital circuits,  
with first memory means for storing a description of a digital circuit to be verified,  
with second memory means for storing a reference description of the digital circuit, and  
with verification means, which are set up in such a manner that the verification means compare the description of the digital circuit to be verified with the reference description, in order through an equivalence test to recognize errors in the digital circuit,  
wherein third memory means are provided for storing different pre-defined implementation alternatives for specific circuit structures of the digital circuit, whereby the verification means are set up in such a manner that, for the specific circuit structures in each case, the verification means

determine an implementation alternative that has the greatest degree of structural equivalence with the digital circuit to be verified,

the verification means are set up in such a manner that for the specific circuit structures in each case the verification means determine an implementation alternative, which has the greatest degree of structural equivalence with the digital circuit to be verified,

the verification means are set up in such a manner that, for determining the implementation alternative with the greatest degree of structural equivalence with the digital circuit in each case, the verification means simulate the different implementation alternatives respectively in combination with the reference description and compare the simulations with a corresponding simulation of the digital circuit, to determine the implementation alternative with the greatest degree of structural equivalence with the digital circuit, which for simulation patterns has the greatest equivalence of design points with the digital circuit, and

the verification means are set up in such a manner that the verification means insert the previously determined implementation alternatives with the greatest degree of structural equivalence respectively in the reference description of the digital circuit for the individual specific circuit structures and compare the description of the digital circuit to be verified with the reference description thus changed for executing the equivalence test.

15. (Currently Amended) The device according to Claim 14, wherein the device is ~~set up~~ adapted to execute ~~[[the]] a method according to Claim 1~~ for the verification of digital circuits, wherein a digital circuit to be verified is compared with a reference description of the digital circuit, in order, to recognize errors in the digital circuit using an equivalence test, the method comprising

(a) determining, for specific circuit structures described by the reference description of the digital circuit, for which different implementation alternatives are known, in each case an implementation alternative that has the greatest degree of structural equivalence with the digital circuit to be verified, whereby the different implementation alternatives are simulated

respectively in combination with the reference description and compared with a corresponding simulation of the digital circuit, in order to determine as the implementation alternative with the greatest degree of structural equivalence with the digital circuit, the implementation alternative, which in this case for several simulation patterns has the greatest equivalence of design points with the digital circuit,

(b) replacing in the reference description of the digital circuit, the description of the individual circuit structures by the implementation alternative determined for the respective circuit structure in step (a) with the greatest degree of structural equivalence in each case, and

(c) executing the equivalence test by comparing the digital circuit with the reference description changed in accordance with step (b).

16. (Currently Amended) A computer-program product with a program-code stored on a data medium, for executing ~~[[the]]~~ a method according to Claim 1 for the verification of digital circuits, wherein a digital circuit to be verified is compared with a reference description of the digital circuit, in order, to recognize errors in the digital circuit using an equivalence test, the method comprising:

(a) determining, for specific circuit structures described by the reference description of the digital circuit, for which different implementation alternatives are known, in each case an implementation alternative that has the greatest degree of structural equivalence with the digital circuit to be verified, whereby the different implementation alternatives are simulated respectively in combination with the reference description and compared with a corresponding simulation of the digital circuit, in order to determine as the implementation alternative with the greatest degree of structural equivalence with the digital circuit, the implementation alternative, which in this case for several simulation patterns has the greatest equivalence of design points with the digital circuit,

(b) replacing in the reference description of the digital circuit, the description of the individual circuit structures by the implementation alternative determined for the respective circuit structure in step (a) with the greatest

degree of structural equivalence in each case, and

(c) executing the equivalence test by comparing the digital circuit with the reference description changed in accordance with step (b), whenever the program-code is run in a computer system.

17. (Currently Amended) A digital storage medium with electronically readable control signals, which can cooperate with a computer system, executing a method for the verification of digital circuits, wherein a digital circuit to be verified is compared with a reference description of the digital circuit, in order, to recognize errors in the digital circuit using an equivalence test, the method comprising:

(a) determining, for specific circuit structures described by the reference description of the digital circuit, for which different implementation alternatives are known, in each case an implementation alternative that has the greatest degree of structural equivalence with the digital circuit to be verified, whereby the different implementation alternatives are simulated respectively in combination with the reference description and compared with a corresponding simulation of the digital circuit, in order to determine as the implementation alternative with the greatest degree of structural equivalence with the digital circuit, the implementation alternative, which in this case for several simulation patterns has the greatest equivalence of design points with the digital circuit,

(b) replacing in the reference description of the digital circuit, the description of the individual circuit structures by the implementation alternative determined for the respective circuit structure in step (a) with the greatest degree of structural equivalence in each case, and

(c) executing the equivalence test by comparing the digital circuit with the reference description changed in accordance with step (b) so that the method is executed according to Claim 1.